No products
New product
This standard is a result of a major effort by the JC-16 Committee to develop a high performance CMOS-based interface suitable for high speed main memory applications in excess of 125 MHz.
Author | EIA |
---|---|
Editor | EIA |
Document type | Standard |
Format | File |
ICS | 35.200 : Interface and interconnection equipment
|
Number of pages | 19 |
Year | 1990 |
Document history | |
Country | USA |
Keyword | EIA JESD 8;EIA 8;EIA 8.8;8;EIA JESD8-8 |